Chapter 1
Self-aware Compute Nodes

ANDREAS AGNE, MARKUS HAPPE, ACHIM LOESCH, CHRISTIAN
PLESSL, and MARCO PLATZNER

1.1 Heterogeneous Multi-Cores

Since about a decade single core performance can not be scaled up anymore due to
three reasons. First, pushing the clock frequency further leads to enormous power
consumption which causes thermal problems for chips and confronts data centres
with cooling problems, exploding energy bills and, increasingly, environmental con-
cerns. Second, increasing core speeds would also require to scale up the memory
bandwidth. Although most of the silicon real estate of modern chips goes into
caches, already current architectures have difficulties to sustain the bandwidth re-
quirements. Third, instruction-level parallelism (ILP) is limited. The immense ef-
forts invested in the past in microarchitectures and compilers to extract more ILP
from applications has shown diminishing returns.

In reaction to these problem of scaling single core performance, two trends
have emerged in computer architecture: the transition from single to multi-core and
many-core architectures and the adoption of customised computing cores. Multi-
core and many-core architecture increase processor performance by exploiting data
level and thread level parallelism on a single chip. Originating in high-performance
computing, this trend has quickly reached general purpose and finally also embed-
ded CPUs. The abundance of available silicon real estate provided by Moore’s law
for future semiconductor generations will not only allow integrating an increasing
number of homogeneous CPU cores in a single chip but will also allow for combing
customised, i.e., specialised, cores to form a so-called heterogeneous multi-core.
It is believed by many experts that such heterogeneous multi-cores will provide ad-
vantages in performance and energy efficiency over homogeneous multi-cores since
the different cores can be tailored to a specific application domain [3].

Among customised cores, reconfigurable hardware cores play an important role
as they can be reprogrammed at runtime to implement different hardware functions.
In our research we are particularly interested in such heterogeneous multi-cores
that combine different kinds of programmable instruction set processors (CPUs)
but comprise also fixed and reconfigurable function hardware cores. Such reconfigurable hardware cores leverage programmable hardware, for example, field programmable gate arrays (FPGA). This technology allows for customising hardware structures to implement highly specialised and efficient fixed-function coprocessors. This reconfiguration process is controlled by software and can occur either once at the startup of the system or even during runtime. Augmenting multi-core processors with reconfigurable cores is attractive, since the reconfigurability allows for tailoring the multi-core after fabrication to particular applications and can thus be considered as an enabling technology for building future self-aware adaptive computer systems.

While there exist established methods for programming homogeneous multicore, the programming of heterogeneous multi-cores is still the subject of ongoing research. Programming such heterogeneous multi-cores with reconfigurable cores poses additional challenges. One main challenge we are addressing in this work is the software integration of the reconfigurable cores with CPU cores. In contrast to CPU cores, reconfigurable cores are not general purpose instruction set processors that can execute arbitrary code but, once configured, can be considered fixed function computation units. The typical way of integrating such fixed computational units with the rest of the application running on one or several CPU cores is to demote them to coprocessors which can only act under the direct control of a dedicated master CPU core.

The models of self-awareness and self-expression are highly relevant for the design and operation of future heterogeneous multi-cores, which form complex systems that are required to adapt to changes in their environment and system state. Changes in the environment are caused by changing workloads or user requests that subsequently drive scheduling and migration of tasks to different cores and core types at runtime to optimise for performance and energy. Furthermore, task scheduling and migration as well as the activation and deactivation of cores will be increasingly affected by thermal and fault management. Already today’s multi-cores rely on thermal management techniques to avoid thermal hot spots and excessive temperature cycles for increasing reliability. In future, due to larger process variations in nano-electronic technology we will have to deal with an increasing number of faults. The corresponding fault management will have to detect the faults and react properly to them to maintain system operation, possibly with degraded performance.

This chapter presents work on self-aware compute nodes, particularly on heterogeneous multi-cores. Section 1.2 discusses related work on self-aware compute nodes. Section 1.3 first overview ReconOS ... sensors ... actuators. Section 1.4 ... Section 1.5

1.2 Self-aware Compute Nodes: Related Work

Agarwal et al. [1] defined a self-aware computer to be introspective, adaptive, self-healing, goal-oriented, and approximate. The authors implement self-awareness
through an observe-decide-act control loop similar to the MAPE-k model. Such a control loop found use in various prototypes [24], including a heterogeneous system comprising a workstation and an FPGA accelerator [26], a multi-processor inside a workstation [25, 4] and novel computer architectures for exascale computing [15]. The observation phase employs monitors to measure metrics such as performance and power consumption. Performance monitoring mostly relies on the Heartbeats framework [14], where a running application announces the completion of an application-specific amount of processing by issuing a heart beat. Simple performance goals can then be specified in terms of required heart beat rates. The decision phase allows for using performance models and learning components to determine a suitable adaptation whenever the goals are not met. The action phase actually performs the adaptation by turning “switches” or “knobs”. For example, the switches might represent different implementation variants of an application’s tasks and the knobs might represent parameters such as the clock rate or supply voltage of the cores.

Closely related to our work, Sironi et al. [27] presented an FPGA-based self-aware adaptive computing system based on heterogeneous multi-cores. Their system supports performance monitoring through the Heartbeats framework, decision making and self-adaption. Performance adaptation is enabled by mapping an application to a CPU, a reconfigurable hardware core, or both. The authors used an encryption algorithm as application and implemented their system on a Xilinx Virtex-II Pro FPGA. The experiments covered only static measurements of the application’s performance without swapping between implementations at run-time and provided self-adaptation only at the conceptual level. More recently, Sironi et al. [26] discussed a heterogeneous system that consists of a multi-core processor and a reconfigurable device. Experiments were done on a platform with an Intel Core i7 and a Xilinx Virtex-5 FPGA. An application that hashes data blocks was instantiated four times with certain performance goals. Using a hot-swap mechanism that switches between a software and a hardware implementation, all performance goals were met. In contrast to [27], we provide actual measurements of a system that dynamically adapts the number of used hardware cores in order to meet performance constraints. Unlike [26], we target an embedded architecture where the entire system is implemented on a single chip and, in addition to respecting performance constraints, our system can also respect thermal constraints.

Further related work focuses on general methodologies to allow for autonomous self-adaptation on embedded multicore systems. For instance, [29] have developed an autonomic homogeneous multi-processor system-on-chip architecture, where each processor is connected to several monitors, actuators and a single learning classifier table evaluator. The table stores condition-action rules where the fitness is learned at run-time using reinforcement learning. Multiple optimization goals were combined in a single objective function. Whenever the system performs a self-adaptation the used strategy receives a reward or a penalty, which depends on how much the system state has changed according to the objective function. The authors applied their general approach on a networking scenario with two levels of adaptation. On the one hand, the frequencies of each processor could be altered
and, on the other hand, tasks could be migrated between the processors. The paper shows that it is beneficial when the autonomic network processors share workload information, defined as frequency times core utilization. [8] proposed a generic self-adaptation methodology for heterogeneous multicore architectures, which distinguishes between algorithmic and architectural adaptations. A global configuration manager controls the architectural adaptations, which optimize the HW/SW partitioning of the task set in order to deal with trade-offs at the system-level, e.g. minimizing the overall power consumption versus maximizing the performance of the applications. Furthermore, each application is continuously optimized by a local manager, which can choose between different application specific algorithmic adaptations. The parameters for the algorithmic adaptations have to be defined by the application developer at design-time, for instance by using simulations. In contrast to [29] our self-expression strategies do not yet include on-line learning. Moreover, we focus on heterogeneous multicore systems with a CPU and multiple reconfigurable hardware slots. In contrast to [8] our approach does not differentiate between application specific and system-level adaptations, although both forms of adaptation could be easily modeled and integrated into our system.

Several related works focused on balancing performance with power/energy consumption and thermal constraints in compute nodes. Although these works have not been using or stressing the term self-aware computing, they share the same scenarios, objectives and often also the methods. For example, Niu et al. [22] combined processors with reconfigurable hardware cores by equipping nodes of a compute cluster with FPGA accelerator cards. The computational intensive part of an N-Body simulation was mapped to the FPGA accelerator cards using multiple instances of a hardware core on a single FPGA accelerator. A central controller receives status information of all compute nodes over a wireless network, including temperature and power consumption readings for the FPGAs. Based on this information, the controller can enable/disable hardware cores on the FPGA accelerator cards and re-distribute workload inside the cluster to maximize the performance at given thermal and power budgets.

Jones et al. [16] proposed an adaptive FPGA-based architecture that switches between a low and a high clock frequency in order to decrease the latency of an application while maintaining a given thermal budget compared to a thermally-save static solution. The system is using a high clock frequency when the measured temperature is inside the thermal budget and the application generates load; otherwise, the clock frequency is lowered. The authors demonstrated their approach on a Field Programmable Extender (FPX) platform, where they compared their adaptive strategy switching between 25 MHz and 100 MHz with a thermally-save static solution at 50 MHz. For longer workload bursts they reduced power consumption by 30% and doubled the performance while maintaining a given temperature threshold of 70°C.

Chen and John [7] designed a scheduling technique for heterogeneous multicore processors where the cores differ in instruction-level parallelism, branch predictor size, and data cache size. The scheduling technique profiles an application to find the best mapping with respect to high throughput and reduced energy consump-
tion. Compared to a naïve scheduling technique, they could reduce the energy delay product by 24.5% on a 64 core system.

### Related Work Comparison

<table>
<thead>
<tr>
<th>Related work</th>
<th>Self-expression mechanics</th>
<th>Goals and constraints</th>
</tr>
</thead>
<tbody>
<tr>
<td>Agarwal et al. [1]</td>
<td>application parameters</td>
<td>performance</td>
</tr>
<tr>
<td>Sironi et al. [27] [26]</td>
<td>swapping HW and SW implementations</td>
<td>performance</td>
</tr>
<tr>
<td>Schloer et al. [29]</td>
<td>task migration</td>
<td>core utilization</td>
</tr>
<tr>
<td>Diguet at al.[8]</td>
<td>algorithms and HW/SW partitioning</td>
<td>performance and power</td>
</tr>
<tr>
<td>Niu et al. [22]</td>
<td>enable/disable hardware cores and workload distribution</td>
<td>performance, power, and temperature</td>
</tr>
<tr>
<td>Jones et al. [16]</td>
<td>frequency scaling</td>
<td>performance, power and temperature</td>
</tr>
<tr>
<td>Chen and John [7]</td>
<td>heterogeneous scheduling</td>
<td>throughput and power</td>
</tr>
<tr>
<td>Our approach</td>
<td>self-aware scheduling</td>
<td>performance and temperature</td>
</tr>
</tbody>
</table>

### 1.2.1 Reference Architectural Framework for Self-aware Compute Nodes

We base our work on the reference architectural framework proposed by Becker et al. [5], which is depicted in Figure 1.1. While in its very basic functionality this framework bears similarity with IBM’s MAPE-k model, Agrawal et al.’s observe-decide-act control loop or the observer-controller structure of organic computing, it is more elaborate and draws inspiration from the notions of self-awareness and self-expression in neurocognitive sciences [9, 11]. For example, neurocognitive sciences distinguish between private and public self-awareness and introduce several levels of self-awareness.

![Fig. 1.1: Reference architectural framework for a self-aware compute node [5].](image)

---

1 Self-aware Compute Nodes
According to [19], self-awareness requires the compute node to possess knowledge of and based on phenomena internal and external to itself. The internal phenomena are captured by sensors, e.g., utilization counters or thermal sensors, and handled by a private self-awareness engine. The external phenomena are recognized through the environment, e.g., workload and varying quality of service requirements, and handled by a public self-awareness engine. Both engines interact with models of the system and the environment which are optionally learned through this interaction, and altogether they provide the system with state and context (dark-gray boxes in Figure 1.1).

Self-expression (medium-gray boxes in Figure 1.1) is the ability of a node to adapt to changes in the system or the environment. To that end, the framework foresees a self-expression engine containing either a single adaption strategy or multiple ones. The self-expression engine takes the system state and context as input in order to decide on an adaptation action. The adaptation itself is done by internal actuators, e.g., power management or thermal management by migrating threads in a heterogeneous multicore, or by taking external actions, e.g., communicating with other compute nodes or a user. Self-expression is driven by a system’s goals, values, objectives and constraints which might be given at design-time or dynamically updated at run-time.

Referring to neurocognitive models, a compute node can optionally implement meta-self-awareness which can be seen as a higher level of self-awareness where a node is aware of its own awareness. In terms of the reference architectural framework meta-self-awareness maps to a monitor/controller component (light-gray box in Figure 1.1). Meta-self-awareness is required, for example, to select between different sensors, actors, learning techniques or between multiple adaptation strategies, the latter of which proved especially useful in presence of conflicting or rapidly changing objectives [10]. While the framework implements the basic feedback loop of the MAPE-k model or Agarwal et al.’s observe-decide-act control loop with its self-awareness and self-expression components (from sensors and external environment to actuators and external actions), the monitor/controller component relates to the observer/controller of organic computing.

1.3 ReconOS

ReconOS is an architecture, programming model, and execution environment for FPGA-based heterogeneous multicore [20, 2]. ReconOS integrates reconfigurable logic cores with CPU cores and runs hardware/software multithreaded applications on top of a common host operating system (see Figure ?). Originally developed as an extension layer on top of the eCos operating system, ReconOS was later ported to MMU-less Linux running on PowerPC and Microblaze cores. Over the years, ReconOS has been extended to support current FPGA architectures and design tool flows. The current version of ReconOS (v3) supports Xilinx Virtex-6 FPGAs and as host operating systems both Linux with full virtual memory support and the Xilker-
ReconOS is a small lightweight operating system supplied by Xilinx. It is available as open source [23].

In this section, we provide an overview of the ReconOS v3 architecture and programming and then discuss the suitability of ReconOS as architectural basis for implementing self-aware compute nodes according to the reference architectural framework of Section 1.2.

**1.3.1 Architecture and Programming**

ReconOS extends the well understood and widespread multithreaded programming and execution model from software threads to hardware threads. To this end, classic hardware accelerators or coprocessor cores are turned into hardware threads which can execute concurrently to other software and hardware threads. A ReconOS system contains reconfigurable regions on the FPGA, called reconfigurable hardware slots. Hardware threads can either be mapped to reconfigurable hardware slots statically at design time, or dynamically at runtime through partial reconfiguration. In ReconOS, all threads share the same address space and may synchronize and communicate with other threads through the use of operating system services, such as mutexes, semaphores, message queues, etc. Whether a specific thread resides in hardware or software is fully transparent to other threads.

While software threads have sequential execution semantics, typical hardware accelerators extensively use fine and medium-grained parallelism. As shown in Figure 1.3, we split hardware threads into two three main blocks. The user logic comprises the accelerator datapaths of the thread and implements the main computations. The operating system synchronization state machine (OSFSM) controls the
datapaths via a set of handshake signals and interacts with the host operating system in a sequential manner. Finally, hardware threads may contain local memory to buffer data blocks for processing. Access to the memory hierarchy is also controlled by the OSFSM.

ReconOS hardware threads are coded in VHDL. We provide a VHDL function library with OS calls that is used to program the OSFSM. Table ?? gives an overview of the functions currently available with ReconOS v3. Each hardware thread is assigned a corresponding light-weight software thread, the so-called delegate thread. Whenever a hardware thread’s OSFSM issues an OS call, the delegate thread becomes active and performs the OS call to the host operating system on behalf of the hardware thread. Through this concept neither the host OS kernel nor the user threads have to know whether other threads run in software or hardware. This transparency with respect to thread implementation greatly eases design space exploration and is key to adapting the system by changing thread mappings across the hardware/software boundary at runtime.

### 1.3.2 Sensors and Actuators

Under ReconOS we use a thread-level implementation of the reference architectural framework (cmp. Figure 1.1), where the self-awareness and self-expression engines are wrapped into software threads. ReconOS itself enables the creation of self-aware compute nodes mainly through sensors and actuators.

In the current version we provide sensors for capturing i) performance and utilization as well as ii) temperature data. Sensing utilization is straight-forward and supported by corresponding OS services, monitoring software threads and extensions to hardware threads, e.g., activity counters that measure times where a hardware thread is idle waiting for data or synchronization. Performance is typically
<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>osif_sem_post</td>
<td>POSIX semaphores (counting and binary)</td>
</tr>
<tr>
<td>osif_sem_wait</td>
<td></td>
</tr>
<tr>
<td>osif_mutex_lock</td>
<td>POSIX mutexes</td>
</tr>
<tr>
<td>osif_mutex_trylock</td>
<td></td>
</tr>
<tr>
<td>osif_mutex_unlock</td>
<td></td>
</tr>
<tr>
<td>osif_cond_wait</td>
<td>POSIX condition variables</td>
</tr>
<tr>
<td>osif_cond_signal</td>
<td></td>
</tr>
<tr>
<td>osif_cond_broadcast</td>
<td></td>
</tr>
<tr>
<td>osif_mbox_get</td>
<td>message boxes that allow for monitoring of fill count and fill rate</td>
</tr>
<tr>
<td>osif_mbox_put</td>
<td>message queues</td>
</tr>
<tr>
<td>osif_rq_send</td>
<td></td>
</tr>
<tr>
<td>osif_rq_receive</td>
<td></td>
</tr>
<tr>
<td>memif_read</td>
<td>(virtual) memory access</td>
</tr>
<tr>
<td>memif_write</td>
<td></td>
</tr>
</tbody>
</table>

defined and captured in an application-specific way. We augment user level threads with calls to message boxes to send events or performance data to the thread implementing the private self-awareness engine. Being somewhat similar to the HeartBeats approach, our approach is more flexible. Many services, for example FIFOs (message queues) in ReconOS, are provided by operating system objects implemented in software. Data such as current fill levels can be retrieved via the ReconOS API at any time by the self-awareness engines. Periodic measurements of fill levels can be used to derive related utilization and performance data, such as fill rates.

Sensing temperature data is far more involved. In case only one temperature reading per time is required without any need for capturing the spatial temperature distribution, the FPGA’s built-in thermal diode can be used. The diode is pre-calibrated and can be read out using the system monitor core provided by Xilinx. In addition, ReconOS allows the designer to instantiate a thermal sensor array for finer-grained temperature measurements, in particular to measure the core temperatures in a multicore design. The sensor array spans over the total reconfigurable area of the chip and - after a calibration phase - delivers highly accurate, high frequency temperature readings [12]. ReconOS includes device drivers for both ways of sensing the temperature.

In general, the OS layer of a heterogeneous multicore can react to changes in the system state and environment by power and thermal management including, for example, starting, stopping and migrating threads. ReconOS currently supports actuators that drive thread scheduling operations such as creating and killing threads. Besides the POSIX-specified functions for software threads, there are currently two hardware thread related API functions for that purpose: The function reconos_hwt_create() is called to create a new hardware thread in a specific reconfigurable slot while osif_thread_exit() exits the calling hardware thread, freeing the operating system resources as well as the reconfigurable area associated with that thread.
1.3.3 Applications and Availability

ReconOS defines a standardized interface for hardware threads, which simplifies exchanging them, not only at design time but also during runtime using dynamic partial reconfiguration (DPR). DPR allows for exploiting FPGA resources in unconventional ways, for example, by loading hardware threads on demand, moving functionality between software and hardware, or even multi-tasking hardware slots by time-multiplexing. ReconOS supports DPR by dividing the architecture in a static and a dynamic part. The static part contains the processor, the memory subsystem, OSIFs, MEMIFs, and peripherals. The dynamic part is reserved for hardware threads, which can be reconfigured into the hardware slots. Our DPR tool flow builds on Xilinx PlanAhead and creates the static subsystem and the partial bitstreams for each desired hardware thread/slot combination. Time-multiplexing of hardware slots is supported through cooperative multi-tasking [21].

Researchers at ETH use ReconOS to implement adaptive network architectures that continuously optimize the network protocol stack on a per-application basis to cope with varying transmission characteristics, security requirements, and compute resources availability. The developed architecture [17] autonomously adapts itself by offloading performance-critical, network processing tasks to hardware threads, which are loaded at runtime using dynamic partial reconfiguration.

Another line of research also leverages the unified software/hardware interface and partial reconfiguration to create self-adaptive and self-aware computing systems that autonomously optimize performance goals under varying workloads. For example, we have created self-adaptive implementations of the particle filter that start and stop additional threads on worker CPUs and in reconfigurable hardware slots to keep the resulting frame rate for the video object tracker within a pre-defined band. In the EPICS project ¹ funded by the European Commission, we even advance the autonomy of computing systems and enable them to optimize for diverse goals such as performance, energy consumption and chip temperature based on the current quality-of-service requirements, workload characteristics and system state.

So far ReconOS has been used in embedded systems where the CPU and the hardware cores are implemented in Xilinx platform FPGAs. The general approach of ReconOS is equally attractive in a high-performance computing context. For example, ReconOS is currently being evaluated for use in high-speed data acquisition and particle physics applications ². In current work ³ we also are studying how ReconOS can be ported to x86-based server systems that attach FPGA accelerator cards via PCIe.

ReconOS has been actively developed since its inception in 2006. Since then it has gone through three major revisions and has been ported to several operating systems and hardware platforms. The first version of ReconOS used the eCos operating system running on PowerPC CPUs embedded in Xilinx Virtex-2 Pro and Virtex-4

---

¹ http://www.epics-project.eu
² http://openlab.web.cern.ch/ice-dip
³ http://sfb901.uni-paderborn.de
FPGAs. Version 2 improved on the original version by providing FIFO interconnects between hardware threads, adding support for the Linux operating system, and offering a common virtual address space between hardware and software threads. Version 3, which was released in early 2013, is a major overhaul that streamlines the hardware architecture towards a more lightweight and modular design. It brings ReconOS to the Microblaze/Linux and Microblaze/Xilkernel architectures and has been used extensively on Virtex-6 FPGAs. A port to the new Xilinx Zynq platform has been released recently. ReconOS is open source. The source code and further information is available at http://www.reconos.de.

1.4 Case Study

The concept of self-awareness in compute nodes as described in [19] provides a way to structure applications on heterogeneous multicore that have to deal with unpredictable system dynamics at runtime. The resulting implementation is then a (partial) instantiation of the architectural reference framework (cmp. Section 1.2). In this section we report on a case study involving two applications running on a single compute node at the same time, sorting and matrix multiplication. We first present the applications and the workload generated by them and provide implementation details. Then, in Section 1.4.1 we discuss strategies for dealing with performance constraints and in Section 1.4.2 we examine temperature constraints together with performance constraints. Finally, Section 1.4.3 compares the presented strategies.

For the sorting application we generate 8 kilobyte blocks of 32 bit integers at a varying rate and insert them into the application’s input FIFO. We vary the rate to mimic a fractal workload $W_s$ exhibiting a degree of self-similarity that is commonly observed in a number of application domains, such as networking [18]. The matrix multiplication operates on matrices of size $2^7 \times 2^7$. Using Strassen’s algorithm [28] for matrix multiplication, larger matrices of size $2^n \times 2^n$ with $n \geq 7$ can be handled by performing $7^{n-7}$ multiplications of matrices of size $2^7 \times 2^7$. This reduces the total number of scalar multiplications at the cost of additional memory. We assume the workload $W_m$ for the matrix multiplication to be infinite, i.e., there will always be matrices for the system to multiply.

We have implemented both applications on a ReconOS system running on a Virtex-6 FPGA (XC6VLX240T). The FPGA area is divided into 13 regions. One large region contains the static system, including the Microblaze CPU, the memory controller and a UART device used to transfer data to a workstation. Additionally, 12 partially reconfigurable regions (slots) are allocated for the hardware threads. Any slot may contain either one sorting thread or one matrix multiplication thread at a time. We use the internal configuration access port (ICAP) of the Xilinx FPGA to partially reconfigure these regions, which enables us to time-share FPGA resources between the two applications.

The system is highly heterogeneous because it contains two fundamentally different kinds of computational cores: The instruction set based main CPU runs the
operating system and scheduling components, as well as the matrix subdivision step of the Strassen algorithm while dedicated hardware cores perform integer sorting and fixed sized matrix multiplication.

The resource requirement (post-synthesis data) of a sorting hardware thread amounts to 1452 6-LUTS, 424 flip-flops, and two block RAMs for local memory. A matrix multiplication hardware thread uses 1406 6-LUTS, 754 flip-flops, three multiply-accumulate blocks (DSP blocks), and 17 block RAMs for local storage. The complete system, including CPU, hardware threads, and memory bus, runs at 100 MHz clock frequency.

The typical execution time for sorting a block of integers is around 82 ms, and around 108 ms for a matrix multiplication. However, due to limited shared memory bandwidth these numbers may vary during runtime depending on the system’s load. The best achievable reconfiguration delay \( D_{\text{min}} \) for a hardware thread is also determined by the available bandwidth to system memory. While in an otherwise idle system we have measured a \( D_{\text{min}} \) of 42 ms, the reconfiguration delay increased by a factor of more than 9 \times \) for heavily loaded systems.

### 1.4.1 Self-expression under Performance Constraints

In this scenario, we combine a performance constraint for the sorting application with the objective to maximize the number of matrix multiplications. With \( L_{\text{max}} \) as the capacity of the sorting application’s input FIFO, we want the FIFO’s fill level \( L_s(k) \) at any time step \( k \) not to exceed the maximum level \( \forall k: L_s(k) \leq L_{\text{max}} \), i.e., the FIFO should not overflow. Blocks that would lead to a FIFO overflow are discarded and counted as constraint violations.

The challenge for finding a good self-expression strategy, that is an assignment of hardware threads to slots and a corresponding schedule, meeting the constraint and optimizing the objective arises from i) the workload imposed on the system, which is not known in advance and ii) the internal dynamics of the system caused by mutual interference between memory accesses for reconfiguration and processing. Since the reconfiguration interface and the hardware threads share a single bus to main memory, bandwidth used for transferring reconfiguration data is not available for transferring processing data and vice versa. Moreover, when several hardware slots undergo reconfiguration some of the hardware threads will be delayed because there is only one ICAP reconfiguration interface. The resulting system dynamics are hard to model analytically, which motivates the self-aware computing approach.

We generate the sorting workload \( W_s \) deliberately to temporarily exceed the system’s maximum sorting rate \( R_{\text{max}} \), i.e., the maximum continuous rate at which blocks can be inserted without overflowing the input FIFO. Our implementation would achieve \( R_{\text{max}} \) if all 12 hardware slots were configured with sorting threads. Workloads temporarily exceeding \( R_{\text{max}} \) stress the system’s self-expression strategy, because spikes in the workload must be compensated for in order to meet the performance constraint.
According to the architectural reference framework, we implement a thread containing the private self-awareness engine. This engine collects and maintains information about the system state, such as the FIFO fill level $L_s(k)$, the current FIFO in-rate, and the last measured reconfiguration delay $D_i$ for each reconfigurable hardware slot $i$. The collected information is then used by the self-expression engine implementing the self-expression strategy. We invoke the self-expression engine at discrete time steps with the interval $\Delta t$. The engine decides on the number of threads required for sorting and for matrix multiplication and runs the scheduler that stops threads and triggers reconfiguration if necessary. In terms of the reference architectural framework, the scheduler acts as an actuator. The choice of $\Delta t$ has an impact on the behavior of the self-awareness engine. A lower $\Delta t$ enables the system to respond faster to workload changes at an increased computational overhead. In our experiments we use a $\Delta t$ of one second which reduces the load caused by the self-awareness engine to a negligible level while it still allows the system to react to workload changes sufficiently quick.

In the following, we discuss two fundamental, complementary self-expression strategies and one meta-strategy that decides on which fundamental strategy will be used. The meta-strategy tries to incorporate the strengths of both sub-strategies while avoiding their weaknesses.

![Fig. 1.4: Experimental evaluation of the proportional strategy.](image-url)

The figure is structured as follows: (a) workload, in blocks/s; (b) number of sorting threads; (c) input FIFO fill level, in percent; (d) the rate at which blocks are sorted, in blocks/s; (e) the rate at which matrices are multiplied, in multiplications/s.
Proportional strategy:

This strategy sets the number of required sorting threads \( N_s(k) \) in time step \( k \) proportional to the current fill level of the FIFO \( L_s(k) \):

\[
N_s(k) := k_p \cdot L_s(k)
\]

with the proportional factor

\[
k_p := \frac{N_{\text{max}}}{L_{\text{max}}}
\]

where \( N_{\text{max}} \) is the number of available hardware slots and \( L_{\text{max}} \) is the capacity of the input FIFO. The proportional strategy handles most workloads well that do not surpass the maximum continuous sorting rate \( R_{\text{max}} \). It will however quickly violate the performance constraint in the case the workload peaks greater than \( R_{\text{max}} \). Figure 1.4 summarizes the results for this strategy. Figure 1.4(a) displays the modulated fractal sorting workload \( W_s \) in blocks per second (BPS). Figure 1.4(b) depicts the number of currently configured sorting threads, ranging from 0 to 12, and Figures 1.4(c)-(e) present the fill level of the input FIFO, \( L_s(k) \), the rate \( R_s(k) \) at which blocks are sorted in blocks per second, as well as the rate \( R_m(k) \) at which matrix multiplications are performed in multiplications per second (MPS). All measurements were taken on a single run of the application over a period of 200 seconds. After 200 seconds, 126 blocks were dropped by the proportional strategy in violation of the performance constraint.

All-or-nothing strategy:

We designed the all-or-noting strategy to better handle workload peaks in excess of \( R_{\text{max}} \). Once engaged, the strategy tries to empty the input FIFO completely and as quickly as possible, using all available hardware slots for sorting. When \( L_s(k) \) drops to zero, all hardware slots are reconfigured to multiply matrices. By monitoring the current fill rate of the input FIFO as well as recent reconfiguration delays, the strategy calculates in each time step the fill level at which it must start reconfiguring all hardware slots with sorting threads to avoid an overflow of the input FIFO. In detail, the strategy decides on the number of required sorting threads \( N_s(k) \), given the current input FIFO fill rate \( L'_s(k) = (L_s(k) - L_s(k - 1))/\Delta t \), and the recently measured reconfiguration delays \( D_i \) of the slots \( i \), such that

\[
N_s(k) := \begin{cases} 
0 & \text{if } L_s(k) = 0 \\
N_{\text{max}} & \text{if } L_s(k) > L_{\text{trigger}} \text{ or } L'_s(k) > \alpha \\
N_s(k - 1) & \text{else}
\end{cases}
\]

with \( \alpha \) being the critical fill rate given by

\[
\alpha := \frac{L_{\text{max}}}{\sum_{i=1}^{N_{\text{max}}} D_{i-1}}
\]
The purpose of the condition \( L_s(k) > L_{\text{trigger}} \) is to avoid the FIFO slowly becoming full without \( L'_s(k) \) ever surpassing \( \alpha \). In our experiments we found it sufficient to set \( L_{\text{trigger}} \) to \( L_{\text{max}}/4 \). Figure 1.5 presents the experimental results for the all-or-nothing strategy. While this strategy handles the sorting workload without constraint violations, it also performs less multiplications than the proportional strategy as the comparison in Table ?? shows.

Meta strategy:

We have developed a meta-strategy that tries to leverage the advantages of both fundamental strategies while avoiding their weaknesses. Both, the proportional and the all-or-nothing strategy prefer certain workloads over others. The first strategy leads to high multiplication performance over a wide range of workloads, but handles sorting workload spikes rather poorly. The second strategy copes with workload spikes without constraint violations at the price of an overall decreased number of matrix multiplications. The definition of the meta strategy follows straight from an examination of the experimental results. The key insight is that the proportional strategy will meet the performance constraint as long as the input FIFOs fill rate is at most
For higher fill rates, the more FIFO space conservative strategy all-or-nothing will minimize constraint violations.

Self-expression strategy meta:

(rule #1) proportional: \((\forall k - p \leq j \leq k : \ L'(j) \leq R_s(j))\)

(rule #2) all_or_nothing: (else)

The purpose of the parameter \(p\) in the meta strategy is to reduce oscillations between the two single strategies in the face of a noisy workload. We found a value of 20 to work well in our experiments.

Figure 1.6 shows the experimental evaluation of the meta strategy. The switch from the proportional to the all-or-nothing strategy happens at the beginning of the first workload spike surpassing \(R_{max}\) which is also indicated by the abrupt changes in the number of sorting threads. After the workload smoothes, the meta strategy switches back to the proportional mode.

Fig. 1.6: Experimental evaluation of the meta strategy. The figure is structured as follows: (a) workload, in blocks/s; (b) number of sorting threads; (c) input FIFO fill level, in percent; (d) the rate at which blocks are sorted, in blocks/s; (e) the rate at which matrices are multiplied, in multiplications/s.
1.4.2 Self-expression under Conflicting Constraints

Often, computing systems have to deal with conflicting objectives or constraints. In case of our heterogeneous multicore, a typical conflict exists between performance and temperature management. To exemplify a situation with conflicting constraints, we introduce thermal constraints to our case study. We extend the private self-awareness engine to continuously monitor the chip temperature using the Xilinx system monitor. When the temperature exceeds a threshold $\theta_{\text{low}}$, the self-expression strategy stops hardware threads of applications that do not have any performance constraints, i.e., the matrix multiplication in our case study. When the temperature rises above the threshold $\theta_{\text{high}}$, all remaining hardware threads are stopped for a quick temperature reduction. In case that no thermal constraints are violated, the system applies the meta strategy for self-adaptation.

In order to decrease the chip temperature, the application might have to disable hardware threads which, potentially, leads to a violation of the performance constraint. As a consequence, our strategy favors thermal constraints over performance constraints.

While thermal management of FPGA-based systems will become increasingly important in the foreseeable future due to shrinking device structures and increasing densities [6], our sorting and matrix multiplication applications on today’s FPGA technology, however, do not generate significant heat. In order to emulate the thermal situation of a future FPGA multicore, we have integrated dedicated logic into the hardware threads that creates heat whenever the thread is active. This dedicated heat-generating logic comprises a number of ring oscillators, each implemented in a single LUT [13]. For the sorting hardware thread, we have integrated 150 ring oscillators and for the matrix multiplication hardware threads 50 ring oscillators.

Figure 1.7 displays the experimental results for the thermally-aware strategy. The thermal thresholds were set to $[\theta_{\text{low}}, \theta_{\text{high}}] = [46.5^\circ\text{C}, 47^\circ\text{C}]$, indicated by the gray band in Figure 1.7(f). Since the thermal thresholds are quite tight, the system often violates the performance constraint of the sorting application and drops 309 data blocks in 200 seconds. Furthermore, compared to the results achieved by the meta strategy without thermal constraints, the matrix multiplication performance decreases from 75 to about 25 multiplied matrices per second once the chip temperature exceeds $\theta_{\text{low}}$, Figure 1.6(e) and Figure 1.7(e).

1.4.3 Comparison of Self-expression Strategies

Table ?? compares for all self-expression strategies the performance constraint violations in number of dropped sort blocks, the matrix multiplication performance, and the maximum measured temperature. Among the thermally-unaware strategies, the meta strategy clearly excels by respecting the performance constraint while processing almost as many matrix multiplications as the proportional strategy. The thermally-aware meta strategy can respect additional thermal constraints at the price
Fig. 1.7: Measurement results for the thermal-aware meta strategy: The figure is structured as follows: (a) workload, in blocks/s; (b) number of sorting threads; (c) input FIFO fill level, in percent; (d) the rate at which blocks are sorted, in blocks/s; (e) the rate at which matrices are multiplied, in multiplications/s; and (f) the chip temperature over time; in °C. The thermal constraints are highlighted by a gray horizontal bar.

of more performance constraint violations and a lower number of matrix multiplications.

<table>
<thead>
<tr>
<th>self-expression strategy</th>
<th>dropped sort blocks</th>
<th>matrix multiplications</th>
<th>maximum temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>proportional</td>
<td>126</td>
<td>12747</td>
<td>50.2°C</td>
</tr>
<tr>
<td>all-or-nothing</td>
<td>0</td>
<td>7467</td>
<td>48.9°C</td>
</tr>
<tr>
<td>meta</td>
<td>0</td>
<td>11606</td>
<td>49.7°C</td>
</tr>
<tr>
<td>thermally-aware meta</td>
<td>309</td>
<td>5646</td>
<td>47.5°C</td>
</tr>
</tbody>
</table>

Figure 1.8 depicts the temperature development over time for all presented self-expression strategies. Only the thermally-aware strategy is able to quickly react to temperature peaks that exceed the specified bounds and, therefore, successfully manages the chip temperature. All the other strategies violate the thermal constraints for longer time periods; the proportional strategy even by up to 3.2°C, see Figure 1.8(a). In contrast, the thermally-aware design performs best with respect to meeting thermal constraints. Although even the thermal strategy exceeds the up-
per thermal threshold some times, the application quickly adapts and lowers chip temperature.

![Temperature development over time for all experiments](image)

**Fig. 1.8:** Temperature development over time for all experiments: The thermal constraints are highlighted by a gray horizontal bar.

### 1.5 Discussion and Conclusion

In this paper we have discussed how the need to handle increasingly complex, diverse and contradictory requirements along with the decreased reliability of components have set the ground for research in computing systems exhibiting self-* properties. Over the last decade, several models for self-* systems have been proposed and have also been applied in heterogeneous multicore systems. Our work builds on the reference architectural framework for self-aware computing systems proposed by Becker et al. [5] which we have instantiated for an FPGA-based heterogeneous multicore system. Our multicore is based on the ReconOS architecture and programming model which provides a unified abstraction for hard- and software threads and enables a dynamic use and migration of functionality between hard- and software, adding a further degree of freedom for self-adaptation over pure CPU-based systems.

As a case study, we have instantiated the self-awareness, self-expression, and monitor/controller components of the reference architectural framework for a heterogeneous multi-core system that executes two applications, block sorting and ma-
trix multiplication, that compete for computing resources. We have examined the system under constraints in performance and temperature using a varying, noisy workload. We have shown how rule-based adaptations strategies can be used to operate the system with one or several, possibly conflicting, constraints. Finally, we have shown that none of the presented strategies is dominant in the sense that it delivers the best performance for all points of operation, but that the awareness of the system of the current operational state can be exploited in a meta-strategy that selects a good self-expression strategy for the current operation point.

The reference architectural model has proven very useful in separating concerns and structuring both the engineering process as well as the component architecture of the runtime system. While adaptive computing systems with limited complexity and basic adaptation strategies could arguably also be implemented using an ad-hoc approach, ad-hoc designs become infeasible for complex systems that comprise many sensors, actuators and more sophisticated algorithmic techniques in their self-awareness and self-expression components.

There are a number of interesting aspects of this research that we would like to expand on in future work. This includes a comprehensive comparison to classical control systems as well as a more detailed investigation of the trade-offs between decision-making granularity and the computational overhead of the self-awareness engine.

References


23. ReconOS: A programming model and OS for reconfigurable hardware (2013)


